

* TTL family :

- TTL Voltage / Current Rating

$$A = 0$$

 $B = 0$ or each is 0 $\Rightarrow V_{out} = \text{high stat}$

$$Q_3 \rightarrow 0N \quad Q_4 \rightarrow \text{off}$$

Source current (I_{oh})

$$= -400 \text{ mA}$$

$$A = 1$$

 $B = 1 \Rightarrow V_{out} = \text{Low stat (logic 0)}$

$$Q_3 \rightarrow \text{off} \quad Q_4 \rightarrow 0N$$

Sink current (I_{ol})


$$= 16 \text{ mA}$$

$$I_{ih} = 40 \mu\text{A}$$

$$I_{il} = -1.6 \text{ mA}$$

$$\text{Fan-out (low-stat)} = \frac{|I_{ol}|}{|I_{il}|} = \frac{16 \text{ mA}}{1.6 \text{ mA}} = 10 \text{ gates}$$


$$\text{Fan-out (high-stat)} = \frac{|I_{oh}|}{|I_{ih}|} = \frac{400 \mu\text{A}}{40 \mu\text{A}} = 10 \text{ gates}$$




* Noise Margin

$$= 0.4 \text{ V}$$

up. Low - stat voltage (0v: 0.8v)
down high stat voltage (2v: 5v)



* Propagation delay :



$$t_{PDHL} = t_{PDH\#} = 10 \text{ nsec}$$

* Rise time t_r

Time of 10% : 90%
of full voltage
0.5 V : 4.5 V

* Fall time t_f

time of 90% : 10% of full voltage
4.5 V : 0.5 V

Power Dissipation :

$$P_D = V_{cc} \times I_{cc} (\text{av})$$

$$I_{cc} (\text{av}) = \frac{I_{ccH} + I_{ccL}}{2}$$